

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignina 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/684,160	10/04/2000	James Daniel Merchant	CYPR-CD00055.US.P	1666
7:	590 07/18/2003			
WAGNER, MURABITO & HAO LLP Third Floor Two North Market Street			EXAMINER	
			HAMILTON, MONPLAISIR G	
San Jose, CA 95113			ART UNIT	PAPER NUMBER
			2172 DATE MAILED: 07/18/2003	\square

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Astine Comment	09/684,160	MERCHANT ET AL.				
Office Action Summary	Examiner	Art Unit				
	Monplaisir G Hamilton	2172				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the i	corresponaence address				
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be ti y within the statutory minimum of thirty (30) da vill apply and will expire SIX (6) MONTHS fron , cause the application to become ABANDONE	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).				
1) Responsive to communication(s) filed on <u>08 I</u>	<i>May</i> 2003 .	•				
2a)☐ This action is FINAL . 2b)⊠ Th	is action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-21</u> is/are pending in the application						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-21</u> is/are rejected.						
	7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/o	r election requirement.					
9) The specification is objected to by the Examine	r					
10)⊠ The drawing(s) filed on <u>08 May 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12)☐ The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) The translation of the foreign language pro 15) Acknowledgment is made of a claim for domest	visional application has been re	ceived.				
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)				

Art Unit: 2172

DETAILED ACTION

1. Claims 1-20 were pending. The communication filed on 5/8/03 amended Claims 1, 8, 11 and 14 and added Claim 20. Claims 1-21 remain for examination.

Continued Examination Under 37 CFR 1.114

2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 5/8/03 has been entered.

Response to Arguments

3. Applicant's arguments filed 5/8/03 have been fully considered but they are not persuasive.

Applicant's argue "Mason fails to disclose or suggest atomically generating an order of loading data into a programmable device, from schematic of the programmable device itself and... identifying a plurality of memory cells in a hierarchical schematic representation of a programmable device, as claimed".

Examiner holds that the user design is a hierarchical representation of a programmable device. The user design identifies the logical/memory cells of the FPGA by a name chosen by the designer for example, Mason discloses "each of the elements in a logic design such as the

Art Unit: 2172

filter design 500, has an instance name originally assigned by the designer. Thus, with reference to Fig. 7A, the registers are named R1-R7, the multipliers are named M1-M8 and the adders have instance names...each of the bits comprising the coefficients has a name. This is illustrated more clearly in the expanded view for the coefficient C₀. Mason further discloses that the design database stores the name information as well as the locations and cells selected to implement the functions (col 7, lines 1-20). Although Mason does not explicitly state that the design is hierarchical, being able to generate an expanded view necessitates the claimed hierarchical structure.

Therefore, examiner holds that the disclosure of Mason renders the claimed invention unpatentable.

Applicants further argue "[Mason] the bitstream compiler does not perform automatic ordering or the automatic storing based on a data structure that is a hierarchical schematic representation of a programmable device... Varadarajan fails to teach or suggest the automatic generation of an order to load data in a programmable device, based on a schematic representation of the programmable device."

Examiner holds that Varadarajan discloses the claimed automatic generation of an order to load data in a programmable device, based on a schematic representation of the programmable device. Varadarajan discloses the datapath placer and routing space estimator use a conventional netlist that provides merely a low level structural definition of an integrated circuit without any description of structural regularity, particularly for datapath functions, and one or more tile files that describe the relative placement of logic cells (bits/data) within datapath functions...by capturing the relative placement of instances within datapath functions, the tile files provide sufficient information to assemble the datapath functions instances into regular structures...in particular the tiles allow the datapath placer to optimize the ordering, and bit alignment (col 3,

Art Unit: 2172

lines 40-55; col 4, lines 20-30). The tile file schematic information and netlist are used to generate and order for placement /loading the programmable device. Therefore, examiner holds this disclosure renders the claimed invention unpatentable.

Furthermore applicants disclosure page 9, lines 10-20 states that the schematic hierarchy database may reflect the circuitry of a programmable device, such as a complex programmable device. However, the present invention is not limited to using a schematic database, which represents a CPLD. The schematic hierarchy database may be constructed by using any suitable software program, as will be understood by those of ordinary skill in the art. For example, commercially available software from Cadence Design Systems, Inc. San Jose CA may be used to build the schematic database. Examiner understands this to mean that the schematic hierarchy claimed by applicant may represent a user-design to be implemented on a programmable device. Therefore, it is unclear whether the claimed schematic represents a user design to be implemented on a programmable device.

Art Unit: 2172

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over US patent 5946219 issued to Mason et al, herein referred to as Mason in view of US 5838583 issued to Varadarajan herein referred to as Varadarajan.

Referring to Claim 1:

Mason discloses a computer implemented method of generating an order of loading data into a programmable device comprising the steps of a) identifying a plurality of memory cells in a hierarchical schematic representation of a programmable device for which a programming order is desired (col 2, lines 45-47; col 6, line 65-col 7, lines 1-10); b) automatically determining a plurality of addresses corresponding to said plurality of memory cells ((col 2, lines 52-55; col 7, lines 10-20); c) automatically determining a plurality of logical names for said plurality of memory cells (col 7, lines 10-20); and d) based on an order in which said plurality of addresses are to be loaded into said programmable device, automatically storing said plurality of logical names for said plurality of memory cells within a data structure within computer readable memory(col 2, lines 50-col 3, line 30; col 6, lines 25-40).

Mason does not explicitly disclose "wherein said data structure describes an order in which to program said programmable device"

Art Unit: 2172

Varadarajan disclose wherein said data structure describes an order in which to program said programmable device (col 9, lines 25-40).

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the teachings of Mason to include a data structure that describes an order for loading the programmable. One of ordinary skill in the art would have been motivated to do this because it would allow the bitstream compiler to generate the bitstrings that would implement the user design on the programmable device, and it would allow a designer to easily modify the designs that are loaded on the programmable device (col 4, lines 20-30).

Referring to Claim 2:

Mason and Varadarajan disclose the limitations as discussed in Claim 1 above. Mason further discloses that the design database lists each of the instance names of the bits comprising the coefficients C₀-C₇, the locations of their corresponding logic cells (col 7, lines 15-20, 35-40).

Mason and Varadarajan do not expressly disclose the claimed "identifying said plurality of memory cells which are at the lowest level in said schematic hierarchy."

However, the functionality of the method disclosed by Mason and Varadarajan is essentially the same as the claimed limitation.

Art Unit: 2172

Referring to Claim 3:

Mason and Varadarajan disclose the limitations as discussed in Claim 1 above. Mason further discloses that a coordinate system used to identify the location of logic cells (60, 65), the system disclosed is similar to the Cartesian system.

Mason and Varadarajan do not expressly disclose the claimed "b1) determining a wordline associated with one memory cell of said plurality of memory cells; and b2) determining a bitline associated with said one memory cell of said plurality of memory cells."

However, the limitation disclosed by Mason and Varadarajan can be used to come up with the claimed limitation. A transformation can be applied to the (X, Y) system as disclosed by Mason to come up with the claimed bitline, wordline system. Therefore, the limitations are essentially the same.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason and Varadarajan. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 4:

Mason and Varadarajan disclose the limitations as discussed in Claim 1 above. Mason further discloses that the compiler takes the location and configuration information in the design database and creates the defining bitstrings, which will configure the various resources within the FPGA (col 3, lines 1-5).

Art Unit: 2172

Mason and Varadarajan do not expressly disclose the claimed" e) repeating said steps a) through d) for each configuration block of said programmable device."

However the limitations as disclosed by Mason and Varadarajan are essentially the same as the claimed limitation.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason and Varadarajan. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 5:

Mason and Varadarajan disclose the limitations as discussed in Claim 1 above. Mason further discloses that the design database specifies the components that will participate in the implementation of the logic circuit (col 2, lines 54-57).

Mason and Varadarajan do not expressly disclose the claimed "determining whether there is a configuration bit at said address in a configuration block."

However the limitations as disclosed by Mason and Varadarajan are essentially the same as the claimed limitation.

Art Unit: 2172

Referring to Claim 6:

Mason and Varadarajan disclose the limitations as discussed in Claim 5 above. Mason further discloses that the design database specifies the components that will participate in the implementation of the logic circuit (col 2, lines 54-57).

Mason and Varadarajan do not expressly disclose the claimed "f) placing a spacer in said data structure of said plurality of logical names responsive to a determination that there was no configuration bit at said address in said configuration block."

However the limitations as disclosed by Mason and Varadarajan are essentially the same as the claimed limitation.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason and Varadarajan. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 7:

Mason and Varadarajan disclose the limitations as discussed in Claim 1 above. Mason further discloses that his invention relates generally to programmable logic devices, and more particularly to the configuration of field programmable gate arrays (col 1, lines 5-10).

Mason and Varadarajan do not expressly disclose the claimed" programmable device is a complex programmable logic device (CPLD)."

However the limitations as disclosed by Mason and Varadarajan are essentially the same as the claimed limitation.

Art Unit: 2172

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason and Varadarajan. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 21:

Mason and Varadarajan disclose the limitation as discussed in Claim 1 above. Mason further discloses receiving a modification to said hierarchical schematic representation of said programmable device; and repeating said a) through d) using said modified hierarchical schematic representation of said programmable device to automatically generate a new order in which to program said programmable device (col 2, lines 50-col 3, line 30; col 6, lines 30-50).

Referring to Claim 8:

Mason does not expressly disclose the claimed "a) accessing a data structure comprising a plurality of logical names corresponding to a plurality of addresses in a hierarchical schematic representation of a programmable device (col 6, lines 36-40; col 2, lines 50-60); b) accessing a data structure specifying an order in which said plurality of addresses are to be loaded into said programmable logic device (col 2, line 50-col 3, lines 12; Fig 8A and Fig 8B).

Mason does not explicitly disclose "c) automatically ordering said plurality of logical names from step a) based on the order specified in said data structure in step b); and d) automatically storing said ordered plurality of logical names from step c) in a data structure

Art Unit: 2172

within computer readable memory, wherein said plurality of logical names describe an order of loading data into said programmable device"

Varadarajan disclose c) automatically ordering said plurality of logical names from step a) based on the order specified in said data structure in step b); and d) automatically storing said ordered plurality of logical names from step c) in a data structure within computer readable memory, wherein said plurality of logical names describe an order of loading data into said programmable device (col 9, line 25-col 10, line 20).

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the teachings of Mason to include a data structure that describes an order for loading the programmable. One of ordinary skill in the art would have been motivated to do this because it would allow the bitstream compiler to generate the bitstrings that would implement the user design on the programmable device, and it would allow a designer to easily modify the designs that are loaded on the programmable device (col 4, lines 20-30).

Referring to Claim 9:

Mason and Varadarajan disclose the limitations as discussed in Claim 8 above. Mason further discloses that the design database can be updated by entering new configuration information. There is a place to enter the new configuration information for a corresponding instance (Fig 8A).

Mason and Varadarajan do not expressly disclose the claimed "storing a placeholder in said data structure of said plurality of logical names from step d)."

Art Unit: 2172

However the limitations as disclosed by Mason and Varadarajan are essentially the same as the claimed limitation.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason and Varadarajan. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 10:

Mason and Varadarajan disclose the limitations as discussed in Claim 8 above. Mason further discloses that the design database specifies the components that will participate in the implementation of the logic circuit (col 2, lines 54-57).

Mason and Varadarajan do not expressly disclose the claimed "determining whether there is a configuration bit at said address in said configuration block."

However the limitations as disclosed by Mason and Varadarajan are essentially the same as the claimed limitation.

Art Unit: 2172

Referring to Claim 11:

Mason and Varadarajan disclose the limitations as discussed in Claim 8 above. Mason further discloses a design entry-module, such as a CAD tool, a schematic capture program, or the like is used to create, and to store onto disk the initial design (col 6, lines 25-35). A place-route module takes the schematic and creates a design database. The database identifies the logic cells, I/O blocks and interconnects by their instance names and locations in the FPGA (col 5, lines 13-16).

Mason and Varadarajan do not expressly disclose the claimed "identifying a plurality of memory cells in said hierarchical schematic representation of said programmable device; a2) identifying said plurality of addresses corresponding to said plurality of memory cells; and determining said plurality of logical names for said plurality of memory cells."

However the limitations as disclosed by Mason and Varadarajan are essentially the same as the claimed limitation.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason and Varadarajan. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 12:

Mason and Varadarajan disclose the limitations as discussed in Claims 11 above. Mason further discloses each bit is implemented by a logic cell that is configured to output a constant logic level (col 7, lines 36-40).

Art Unit: 2172

Mason do not expressly disclose the claimed "plurality of memory cells are configuration bits."

However, the functionality of the method disclosed by Mason and Varadarajan is essentially the same as the claimed limitation.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason and Varadarajan. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 13:

Mason and Varadarajan disclose the limitations as discussed in Claims 11 above. Mason further discloses that the design database lists each of the instance names of the bits comprising the coefficients C₀-C₇, the locations of their corresponding logic cells (col 7, lines 15-20, 35-40).

Mason does not expressly disclose the claimed "identifying said plurality of memory cells which are at the lowest level in said schematic hierarchy."

However, the functionality of the method disclosed by Mason and Varadarajan is essentially the same as the claimed limitation.

Art Unit: 2172

5. Claims 14-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over US patent 5946219 issued to Mason et al, herein referred to as Mason.

Referring to Claim 14:

Mason discloses a computer implemented method of generating an order of loading data into a programmable device comprising the steps of a) identifying a plurality of memory cells in a hierarchical schematic representation of a programmable device for which a programming order is desired (col 2, lines 45-47; col 6, line 65-col 7, lines 1-10); b) automatically determining a plurality of addresses corresponding to said plurality of memory cells ((col 2, lines 52-55; col 7, lines 10-20); c) automatically determining a plurality of logical names for said plurality of memory cells (col 7, lines 10-20); and d) based on an order in which said plurality of addresses are to be loaded into said programmable device, automatically storing said plurality of logical names for said plurality of memory cells within a data structure within computer readable memory (col 2, lines 50-col 3, line 30; col 6, lines 25-40).

Mason does not explicitly disclose a hierarchical schematic, however Mason does disclose an expanded view of coefficient. This is equivalent to having a hierarchical schematic, because the user design can be expanded to show the details of the logical circuit (col 7, lines 1-5).

At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to modify the teachings of Mason to include a hierarchical representation of a programmable device. One of ordinary skill in the art would have been motivated to do this

Art Unit: 2172

because it would allow the user to view the configuration details of a circuit (col 6, line 65-col 7,

line 10).

Referring to Claim 15:

Mason discloses the limitations as discussed in Claim 1 above. Mason further discloses

that the design database lists each of the instance names of the bits comprising the coefficients

C₀-C₇, the locations of their corresponding logic cells (col 7, lines 15-20, 35-40).

Mason does not expressly disclose the claimed "identifying said plurality of memory

cells which are at the lowest level in said schematic hierarchy."

However, the functionality of the method disclosed by Mason is essentially the same as

the claimed limitation.

It would have been obvious to one having ordinary skill in the art at the time that the

invention was made to modify the teachings of Mason. One of ordinary skill in the art would

have been motivated to do this because it would provide the ability to make changes to an FPGA

without having to program the entire device (col 1, lines 65-67).

Referring to Claim 16:

Mason discloses the limitations as discussed in Claim 14 above. Mason further discloses

that a coordinate system used to identify the location of logic cells (60, 65), the system disclosed

is similar to the Cartesian system.

Art Unit: 2172

Mason does not expressly disclose the claimed "b1) determining a wordline associated with one memory cell of said plurality of memory cells; and b2) determining a bitline associated with said one memory cell of said plurality of memory cells."

However, the limitation disclosed by Mason can be used to come up with the claimed limitation. A transformation can be applied to the (X, Y) system as disclosed by Mason to come up with the claimed bitline, wordline system. Therefore, the limitations are essentially the same.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 17:

Mason discloses the limitations as discussed in Claim 14 above. Mason further discloses that the design database specifies the components that will participate in the implementation of the logic circuit (col 2, lines 54-57).

Mason does not expressly disclose the claimed "determining whether there is a configuration bit at said address in a configuration block."

However the limitations as disclosed by Mason are essentially the same as the claimed limitation.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason. One of ordinary skill in the art would

Art·Unit: 2172

have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 18:

Mason discloses the limitations as discussed in Claim 17 above. Mason further discloses that the design database specifies the components that will participate in the implementation of the logic circuit (col 2, lines 54-57).

Mason does not expressly disclose the claimed "f) placing a spacer in said data structure of said plurality of logical names responsive to a determination that there was no configuration bit at said address in said configuration block."

However the limitations as disclosed by Mason are essentially the same as the claimed limitation.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 19:

Mason discloses the limitations as discussed in Claim 14 above. Mason further discloses that his invention relates generally to programmable logic devices, and more particularly to the configuration of field programmable gate arrays (col 1, lines 5-10).

Art Unit: 2172

Mason does not expressly disclose the claimed" programmable device is a complex programmable logic device (CPLD)."

However the limitations as disclosed by Mason are essentially the same as the claimed limitation.

It would have been obvious to one having ordinary skill in the art at the time that the invention was made to modify the teachings of Mason. One of ordinary skill in the art would have been motivated to do this because it would provide the ability to make changes to an FPGA without having to program the entire device (col 1, lines 65-67).

Referring to Claim 20:

Mason discloses the limitations as discussed in Claim 14 above. Mason further discloses that the compiler takes the location and configuration information in the design database and creates the defining bitstrings, which will configure the various resources within the FPGA (col 3, lines 1-5).

Mason does not expressly disclose the claimed" e) repeating said steps a) through d) for each configuration block of said programmable device."

However the limitations as disclosed by Mason are essentially the same as the claimed limitation.

Art Unit: 2172

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monplaisir G Hamilton whose telephone number is 1703-305-5116. The examiner can normally be reached on Monday - Friday (8:00 am - 4:30 pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Y Vu can be reached on 1703-305-4393. The fax phone numbers for the organization where this application or proceeding is assigned are 1703-746-7239 for regular communications and 1703-746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 1703-305-3900.

Monplaisir Hamilton July 13, 2003

SUPERVISORY PATENT EXAMINED TECHNOLOGY CENTER 2100

Page 20